TransWikia.com

Using the fast adders circuits in FPGA

Electrical Engineering Asked by Yogi Bear on February 1, 2021

Im confused on how to use the dedicated carry logic
The first image shows the schematic for a full adder using a MUX
It looks like one of the outputs are equivalent to A XOR B

enter image description here
enter image description here

One Answer

Usually you just need to use the behavioral addition operator + and the synthesis tools will do the Right Thing. The documentation should give you information about inferring a fast adder, if it is more difficult than that.

Answered by Elliot Alderson on February 1, 2021

Add your own answers!

Ask a Question

Get help from others!

© 2024 TransWikia.com. All rights reserved. Sites we Love: PCI Database, UKBizDB, Menu Kuliner, Sharing RPP